DHCOM iMX6ULL-D2: Difference between revisions

From Wiki-DB
Jump to navigationJump to search
Christoph (talk | contribs)
Christoph (talk | contribs)
Line 67: Line 67:
==== U-Boot (for eMMC COMs) ====
==== U-Boot (for eMMC COMs) ====
* [https://www.dropbox.com/s/pvgr2yhmgxmdq2a/u-boot-with-spl_imx6ull_2018.05-DH_v0.23_emmc-g3976eca016.imx?raw=1 DH U-Boot v0.23 (based on v2018.05)]
* [https://www.dropbox.com/s/pvgr2yhmgxmdq2a/u-boot-with-spl_imx6ull_2018.05-DH_v0.23_emmc-g3976eca016.imx?raw=1 DH U-Boot v0.23 (based on v2018.05)]
: [[DHCOM Update Mechanism#Commandline Mode|Hint: Program it with U-Boot command "update bootloader ..."]]
: [[DHCOM Update Mechanism#Commandline Mode|More on how to program it on page "DHCOM Update Mechanism"]]


==== Update Kernel ====
==== Update Kernel ====
* [https://www.dropbox.com/s/n7i1oxldcf0bhwd/2020-02-10_imx6ull_updatekernel.zip?raw=1 Update Kernel Release 2020-02-10]
* [https://www.dropbox.com/s/n7i1oxldcf0bhwd/2020-02-10_imx6ull_updatekernel.zip?raw=1 Update Kernel Release 2020-02-10]
: [[DHCOM Update Mechanism|More on how to use it on page "DHCOM Update Mechanism"]]


==== Debian based images ====
==== Debian based images ====

Revision as of 13:08, 3 March 2020

COM iMX6ULL-D2

Hardware

  • Cortex-A7 NXP i.MX6ULL up to 900 MHz
  • 128 - 1024 MByte NAND flash memory (8 bit bus width) or
    4 - 16 GByte eMMC flash (8 bit bus width)
  • 2 MB SPI boot flash
  • 128 - 1024 MByte DDR3-400
  • On module microSD card socket (4 bit SDIO) [1]
  • LC display controller, 18 bit colors, 1366x768 pixels
  • On-chip touch controller for 4-wire resistive touch screens
  • 2x Ethernet controller 10/100 Mbit, IEEE1588 conform [2]
  • USB 2.0 OTG high-speed
  • USB 2.0 host high speed
  • 2x Standard UART with hardware handshake support [3][4]
  • WiFi iEEE802.11b/g/n + Bluetooth v4.1 (BR/EDR/BLE) module on BGA [1][4]


[1] On module microSD card socket is only available if WiFi is not mounted.
[2] The second SPI is only available, if the second ethernet is not mounted.
[3] CTS and RTS of the first UART is only available if second CAN port is not connected.
[4] The second UART is only available if Bluetooth is not used. This means WiFi/BT module 1DX is not mounted or module 1FX (only WiFi) is mounted.
[5] I²S lines are shared with JTAG.

  • 2x CAN interface [3]
  • 2x SPI interface [2]
  • 2x I²C interface
  • I²S Audio codec (1 x microphone, 1 x Line in, 1x Line out) [5]
  • Real-time clock (I²C connection), low power temperature compensated
  • 2x 10 bit analog input (I²C connection)
  • 2x 256 Bytes EEPROM with integrated MAC address
  • PWM channel
  • 22 GPIOs (A-U + INT_HI_PRIO)
  • JTAG debug connection via FFC plug connector
  • Industrial temperature range (-40°C to +85°C)
  • SODIMM-200 socket with DHCOM pin assignment

Software Support

BSP Sources

U-Boot

Linux Kernel

  • Mainline

Download binaries/images

U-Boot (for eMMC COMs)

More on how to program it on page "DHCOM Update Mechanism"

Update Kernel

More on how to use it on page "DHCOM Update Mechanism"

Debian based images

  • Debian 8 "Jessie" + Kernel 4.19.25 Release 2020-03-03