DHCOM iMX25-D2: Difference between revisions
No edit summary |
No edit summary |
||
Line 47: | Line 47: | ||
Description: Shows the content of the specified NAND Flash block | Description: Shows the content of the specified NAND Flash block | ||
=== LCD contoller === | |||
'''Show LCD controller settings''' | |||
''lcdinfo'' | |||
Example: | |||
Display Resolution: 800 x 480 pixels | |||
Display Type: Active Color Display | |||
Pixel Clock: 22 MHz | |||
Bits per Pixel: 16 Bits/Pixel | |||
Pixel Polarity: Active High | |||
VSYNC Polarity: Active Low | |||
HSYNC Polarity: Active Low | |||
Clock Polarity: Pos. Edge | |||
Output En Polarity: Active High | |||
HSYNC Puls Width: 64 Clock Cycles | |||
HSYNC Back Porch: 86 Clock Cycles | |||
HSYNC Front Porch: 42 Clock Cycles | |||
VSYNC Puls Width: 2 Line Cycles | |||
VSYNC Back Porch: 33 Line Cycles | |||
VSYNC Front Porch: 10 Line Cycles |
Revision as of 14:05, 1 August 2011
Bootloader U-Boot
Console commands
NAND Flash
Nand Flash Read
nand read <SDRAM address> <NAND Flash address> <Bytes>
Example: nand read 80000000 400000 b40000
Description: Copies 11,25MByte from NAND Flash address 0x40_0000 to SDRAM address 0x8000_0000
Nand Flash Erase
nand erase <Block base address> <Bytes>
Example: nand erase 400000 40000
Description: Deletes NAND Flash content from address 0x40_0000 to 0x43_FFFF
Note: The Bytes information needs to be block size aligned!
Nand Flash Write
nand write <SDRAM address> <NAND Flash address> <Bytes>
Example: nand write 80000000 400000 b40000
Description: Cpoies 11,25MByte from SDRAM address 0x8000_0000 to NAND Flash address 0x40_0000
Note: The Bytes information needs to be page size aligned!
Show bad NAND Flash blocks
nand bad
Description: Shows the bad NAND Flash blocks.
Show NAND FLash content
nand dump <NAND Flash address>
Example: nand dump 400000
Description: Shows the content of the specified NAND Flash block
LCD contoller
Show LCD controller settings
lcdinfo
Example:
Display Resolution: 800 x 480 pixels Display Type: Active Color Display Pixel Clock: 22 MHz Bits per Pixel: 16 Bits/Pixel Pixel Polarity: Active High VSYNC Polarity: Active Low HSYNC Polarity: Active Low Clock Polarity: Pos. Edge Output En Polarity: Active High HSYNC Puls Width: 64 Clock Cycles HSYNC Back Porch: 86 Clock Cycles HSYNC Front Porch: 42 Clock Cycles VSYNC Puls Width: 2 Line Cycles VSYNC Back Porch: 33 Line Cycles VSYNC Front Porch: 10 Line Cycles